I. Introduction
For the Ad-hoc network we need to deal with various issues of routing protocol, security etc. For handling the changes in Ad-hoc network efficiently some protocols had been developed as a solution known as routing protocols. It is mainly categorized in two types: 1) Link State Routing Protocol 2) Distance Vector Routing Protocol. Based on these divisions various protocols had been developed so far, one of these is DSDV. DSDV is the proactive routing protocol in which data packets are exchanged between various nodes or stations of the network. It is introduced mainly from conventional Routing information Protocol(RIP) and is using advanced version of Bellman Ford algorithm. It includes sequence number to each route table entry with metric number, destination Id, Source Id and number of hops required for completion of route [2] . Based on these table entries route is maintained and erased. By the use of sequence number the mobile nodes can distinguish between the stale route information and thus preventing the routing of negative loops.
II. VLSI Architecture of DSDV
The VLSI architecture of DSDV protocol [3] has been depicted in Fig.1 . It consists of Data Link in buffer to store the input control information to be transmitted from nodes and received by node in tabular format. Data Link out buffer is use to store output control information that is forwarded to neighbours (nodes). RIM (route information memory) stores the information necessary to identify the next hop address for optimized route.
Figure1. The implemented architecture of MANET node[1]
The FSM of DSDV control unit had been depicted in Fig.2 . It processes the three states with the help of three processors. It has four states 1) Idle state 2) Table Transmission (periodic update) 3) Receive Input 4) Checking Stale Node. [5, 7] Figure2. Sequence of three main functions in DSDV processor [4] III.
FPGA Implementation
The shown architecture of DSDV control unit is implemented using VHDL coding with simulation performed on ModelSim Simulator and synthesis report had been obtained by Leonardo Spectrum of Mentor Graphics.
Simulation Report
Simulation waveform of DSDV control unit has been depicted in Fig.3 . Figure 3Simulation waveform of control unit
Synthesis Report
The synthesis performed on Leonardo Spectrum gives the following report 
------------------------------------ clk :
IV. Conclusion
From the results obtained from synthesis we can conclude that FPGA implementationof DSDV control unit can give the operating frequency in MHz and arrival time in nsecs, which is much optimized then its counterpart implementationtechnique.
V. Future Scope
The proposed architecture of control unit of DSDV gives reduced call setup time and quick handling of dynamic topology under huge traffic, thus improved speed and efficiency of router can be obtained. In future more optimized concept can be introduced by using reconfigurable protocol which can switch according to the requirement and condition of environment. This future advancement can provide a better clock frequency and arrival time by using FPGA implementation instead of software implementation such as using NS2.
